Show simple item record

dc.contributor.authorAndrei, Å tefan
dc.contributor.authorChin, Wei Ngan
dc.contributor.authorRinard, Martin C.
dc.date.accessioned2004-12-13T06:50:40Z
dc.date.available2004-12-13T06:50:40Z
dc.date.issued2005-01
dc.identifier.urihttp://hdl.handle.net/1721.1/7421
dc.description.abstractTesting constraints for real-time systems are usually verified through the satisfiability of propositional formulae. In this paper, we propose an alternative where the verification of timing constraints can be done by counting the number of truth assignments instead of boolean satisfiability. This number can also tell us how “far away” is a given specification from satisfying its safety assertion. Furthermore, specifications and safety assertions are often modified in an incremental fashion, where problematic bugs are fixed one at a time. To support this development, we propose an incremental algorithm for counting satisfiability. Our proposed incremental algorithm is optimal as no unnecessary nodes are created during each counting. This works for the class of path RTL. To illustrate this application, we show how incremental satisfiability counting can be applied to a well-known rail-road crossing example, particularly when its specification is still being refined.en
dc.description.sponsorshipSingapore-MIT Alliance (SMA)en
dc.format.extent148308 bytes
dc.format.mimetypeapplication/pdf
dc.language.isoen
dc.relation.ispartofseriesComputer Science (CS);
dc.subjectReal-time infrastructure and developmenten
dc.subjecttiming constrainten
dc.subject#SAT problemen
dc.subjectincremental computationen
dc.titleIncremental Verification of Timing Constraints for Real-Time Systemsen
dc.typeArticleen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record